Search


Current filters:

Start a new search
Add filters:

Use filters to refine the search results.


Results 1-10 of 10 (Search time: 0.031 seconds).
  • previous
  • 1
  • Next
Item hits:
PreviewIssue DateTitleContributor(s)
7539551.pdf.jpg2016Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication ApplicationsAn Li; Peter Hailes; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7131434.pdf.jpg201620 Years of Turbo Coding and Energy-Aware Design Guidelines for Energy-Constrained Wireless ApplicationsMatthew F. Brejza; Liang Li; Robert G. Maunder; Bashir M. Al-Hashimi; Claude Berrou; Lajos Hanzo
7378273.pdf.jpg2016VLSI Implementation of Fully Parallel LTE Turbo DecodersAn Li; Luping Xiang; Taihai Chen; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7403849.pdf.jpg2016Stochastic Computing Improves the Timing-Error Tolerance and Latency of Turbo Decoders: Design Guidelines and TradeoffsIsaac Perez-Andrade; Shida Zhong; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7501831.pdf.jpg2016Implementation of a Fully-Parallel Turbo Decoder on a General-Purpose Graphics Processing UnitAn Li; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7446275.pdf.jpg2016Improving the Tolerance of Stochastic LDPC Decoders to Overclocking-Induced Timing Errors: A Tutorial and a Design ExampleXin Zuo; Isaac Perez-Andrade; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7499854.pdf.jpg2016Exponential Golomb and Rice Error Correction Codes for Generalized Near-Capacity Joint Source and Channel CodingMatthew F. Brejza; Tao Wang; Wenbo Zhang; David Al-Khalili; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7885650.pdf.jpg2017Flexible iterative receiver architecture for wireless sensor networks: a joint source and channel coding design exampleMatthew F. Brejza; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7870627.pdf.jpg2017A Flexible FPGA-Based Quasi-Cyclic LDPC DecoderPeter Hailes; Lei Xu; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo
7762139.pdf.jpg2017A High-Throughput FPGA Architecture for Joint Source and Channel DecodingMatthew F. Brejza; Robert G. Maunder; Bashir M. Al-Hashimi; Lajos Hanzo